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1 Introduction
Symbolic trajectory evaluation (Seger and Bryant, 1995) or STE in short has been successfully used in veriﬁcation of large
industrial sized circuit designs. The data abstraction in STE via Xs is often insufﬁcient to bring about any reasonable
reduction in the size of the veriﬁcation problem. For circuits with large number of state holding elements like random
access memories (RAM), content addressable memories (CAM) and caches, these reduction techniques are not adequate.
It is also the case that several such circuits exhibit symmetry in their structure, and intuition suggests that exploiting
the presence of these symmetries can render signiﬁcant reductions in the size of the veriﬁcation problem (C.N. Ip and
D.L. Dill, 1993; Pandey and Bryant, 1997; McMillan, 2000; Clarke et al., 1998; Sistla and Godefroid, 2004; Calder and
Miller, 2002). Our motivation is to be able to perform symmetry based property reduction for STE model checking. In
order to do so, we need to be able to have a method of discovering symmetries in circuits. For circuits represented as
graphs, a signiﬁcant proportion of veriﬁcation effort using symmetry based reduction, goes in detecting symmetries in
models (Pandey and Bryant, 1997) using subgraph isomorphism. We believe that the problem of symmetry detection is
best addressed when symmetries are discovered by using special types in a language (C.N. Ip and D.L. Dill, 1993). In this
case the problem of symmetry detection reduces to a problem of type checking.
We have worked on the design and implementation of a type system that is used for designing a structurally symmetric
class of circuits. The type system is a way of deﬁning an abstract data type of models, rather than attempt of designing
an HDL like Verilog or VHDL. We have used this to design several symmetric circuits starting from basic logic gates
to multiplexers, comparators, registers, RAMs, CAMs and circuits that involve multiple CAMs. These circuits appear
regularly in all modern microprocessor designs.
2 Design of the framework
Our methodology of designing the framework is based on identifying the following key issues:
1. Propose a sufﬁciently generic type for circuits.
2. Deﬁne the functions that will be used for constructing symmetric circuit blocks.
3. Provide the type judgement rules.
4. Articulate the mathematical deﬁnition of structural symmetry.
5. Prove a type soundness theorem, which says that every circuit deﬁnition that is well behaved with respect to the
typing rules, will have structural symmetry.
A circuit is said to have structural symmetry with respect to a speciﬁc set of inputs and outputs when the circuit’s
behaviour remains unchanged under permutation of those speciﬁc set of inputs and outputs. The speciﬁc inputs in this case
can be termed as symmetric inputs. Every circuit can have some inputs which will be symmetric1. There would be some
inputs that would not have any role in the symmetry of the circuit, and they are referred to as non-symmetric inputs. Thus
a circuit can have the following type:
circ : (bool list) list → (bool list) list → (bool list) list
1In case the circuit has no symmetry the set of symmetric inputs will be empty.where the type (bool list) denotes the set of values of any one group of wires, and the list of Boolean lists ((bool list) list)
denotes the collection of several sets of inputs. The ﬁrst argument of the circuit type denotes the values of non-symmetric
inputs, the second argument denotes the values for symmetric inputs and the third argument the outputs of the circuit.
We use several well known functions on lists, from functional programming, like head, tail, append, map, map2,
fold and so on, as building blocks for writing higher-order combinators that are used to deﬁne symmetric circuit blocks.
The type of symmetric circuit blocks is
circ : (bool list) list → (bool list) list
The type judgement rules are given by deﬁning a typing predicate SS (symmetry-safe) on the circuit construction
combinators, which is deﬁned inductively using nine rules. Arbitrary permutations on lists can be obtained by composing
the swap function, which swaps two elements of the list. Symmetry is thus deﬁned in terms of a swap function on lists.
A necessary constraint on the symmetric inputs, is that all inputs that are contained in the list of symmetric inputs, should
have equal length. This is expressed by the function CheckLength.
Sym c
4 = ∀sym. CheckLength sym ⊃
∀ij. map(swap(i,j))(c sym) = c (map(swap(i,j)) sym)
Our last step in the design is to prove the type soundness theorem, which in our case states that every circuit block that
is well-behaved with respect to the type judgement rules, exhibits symmetry. Thus we prove the following type soundness
theorem:
` ∀circ. SS circ ⊃ Sym circ
The proof of the soundness theorem relies on proving several properties about lists, and permutations on lists. We used
some of the properties about lists, that appear in the list theory in HOL 4, and extended that library for our use, with many
other properties that talk about permutations on lists, and functions such as map, map2, and fold. Once we prove that
the type system is correct, we can use the type rules to infer whether or not a given circuit is symmetry safe (SS). We
have written tactics that can automate the process of type checking, which takes typically a few seconds. Structured circuit
models validated by type checking, are compiled by a combination of HOL functions and an ML program, to a ﬂat netlist
usable for simulations in Intel’s symbolic simulator Forte.
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